首页 > 论文 > 太赫兹科学与电子信息学报 > 15卷 > 4期(pp:663-669)

基于AVS高清编码器IME算法设计和实现

A new IME algorithm and architecture based on AVS HD encoder

  • 摘要
  • 论文信息
  • 参考文献
  • 被引情况
  • PDF全文
分享:

摘要

在一个典型的视频编码系统中, 其中运动估计(ME)的运算量大约占总运算量的60%~90%, 尤其未来的数字电视将以高清和超高清标称, 意味着在保持一定的信噪比条件下更大的搜索范围。本文提出了一种基于以上算法优势特点的运动估计算法及其硬件实现――分层全搜索运动估计(HFSME), 该算法支持AVS标准的多参考帧技术(B,P帧均采用2幅图像作为参考帧)、率失真优化(RDO)和4种宏块分块模式(16×16,16×8,8×16,8×8), 并满足AVS高清实时编码器的需求。从性能上该算法及其硬件实现支持AVS Baseline级高清1080P, 帧率达到30 fps, 搜索面积达到234×98像素, 相较于同样性能下的全搜索算法, 峰值信噪比(PSNR)相差不大, 但运算量只有全搜索算法运算量的1/4。同时, 相较于文献<参考文献原文>中的结构, 本文设计的基于HFSME算法的IME(整像素运动估计)结构设计, 在处理单元(PE)规模上是文献<参考文献原文>结构的2倍, 但是搜索范围能力是其4倍, 并且吞吐率是其10倍, 具有最优的性能, 带来了良好的性价比。

Abstract

In a classic video encoder, Motion Estimation(ME) comes as a high computational complexity, about 60%-90% in a whole system. An efficient algorithm named as Hierarchical Full Search ME(HFSME) is proposed and implemented on the circuit. Based on AVS HD encoder, it supports the AVS variable block size match in which both B and P frames adopt two pictures as the reference frames, Rate Distortion Optimization(RDO) and four kinds of macro-block partition modes concurrently. It totally produces 18 motion vectors for each macro-block. Experimental results show that the architecture can achieve 30 fps under the conditions of two reference frames, 234×98 search range and 1 920×1 080 picture size. The algorithm & architecture proposed in this paper can meet the requirements of AVS HD Real-Time Encoder. The computational complexity of HFSME proposed in the paper is only a quarter of that of full search. At the same time, HFSME can provide the highest computational capability which is about 10 times higher than that of reference <参考文献原文>.

Newport宣传-MKS新实验室计划
补充资料

中图分类号:TN919.81

DOI:10.11805/tkyda201704.0663

收稿日期:2015-12-14

修改稿日期:2016-02-02

网络出版日期:--

作者单位    点击查看

王佳薇:中国科学院 电子学研究所, 北京 100190
冯光朗:中国科学院 电子学研究所, 北京 100190
杨海钢:中国科学院 电子学研究所, 北京 100190

联系人作者:王佳薇(jwwang@mail.ie.ac.cn)

备注:王佳薇(1980-), 女, 天津市人, 硕士, 工程师, 主要研究方向为基于AVS高清视频编码压缩、数字信号处理、大规模集成电路设计.

【1】尹显东,李在铭,姚军,等. 图像压缩标准研究的发展与前景[J]. 太赫兹科学与电子信息学报, 2003,1(4):326-331. (YIN Xiandong,LI Zaiming,YAO Jun,et al. A survey on trends of image compression coding standards[J]. Journal of Terahertz Science and Electronic Information Technology, 2003,1(4):326-331.)

【2】Audio Video coding Standard Workgroup of China(AVS). Advanced Audio Video Coding Standard Part 2: Video: Doc. AVS-N1063[S]. AVS, 2005.

【3】曹文锋,张颖,张兆扬,等. 一种适用于H.264的整像素运动估计算法[J]. 上海大学学报(自然科学版), 2004,10(4): 331-336. (CAO Wenfeng,ZHANG Ying,ZHANG Zhaoyang,et al. An integer pixel motion estimation algorithm applicable to H.264[J]. Journal of Shanghai University(Natural Science), 2004,10(4):331-336.)

【4】毕厚杰. 新一代视频压缩编码标准——H.264/ACV[M]. 北京:人民邮电出版社, 2009:31-32. (BI Houjie. A new generation of video compression coding standard—H.264/ACV[M]. Beijing:Posts & Telecom Press, 2009:31-32.)

【5】WARRINGTON Stephen,CHAN Wai-Yip,SUDHARSANAN Subramania. Scalable high-throughput architecture for H.264/AVC variable block size motion estimation[C]// 2006 IEEE International Symposium on Circuits and Systems. Island of Kos, Greece:IEEE, 2006:3830-3833.

【6】YIN Haibing,JIA Huizhu,QI Honggang,et al. A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders[J]. IEEE Transactions on Circuits and Systems for Video Technology, 2010,20(9):242-249.

【7】SONG Byung Cheol,CHUN Kang-Wook. Multi-resolution block matching algorithm and its VLSI architecture for fast motion estimation in an MPEG-2 video encoder[J]. IEEE Transactions on Circuits and Systems for Video Technology, 2004,14(9):1119-1137.

【8】CHEN Ching-Yeh,CHIEN Shao-Yi,HUANG Yu-Wen,et al. Analysis and architecture design of variable block-size motion estimation for H.264/AVC[J]. IEEE Transactions on Circuits and Systems, 2006,53(2):578-593.

【9】ZHANG L,XIE D,WU D. Improved FFSBM algorithm and its VLSI architecture for AVS video standard[J]. Journal of Computer Science and Technology, 2006,21(3):378-382.

【10】YE Xin,DING Dandan,YU Lu. A hardware-oriented IME algorithm and its implementation for HEVC[C]// 2014 IEEE Visual Communications and Image Processing Conference. Valletta,Malta:IEEE, 2014:205-208.

【11】WIEGAND T,GIROD B. Lagrangian multiplier selection in hybrid video coder control[C]// 2001 International Conference on Image Processing. Thessaloniki,Greece:IEEE, 2001:542-545.

【12】DENG Lei,XIE Xiaodong,GAO Wen. A real-time full architecture for AVS motion estimation[J]. IEEE Transactions on Consumer Electronics, 2007,53(4):1744-1751.

引用该论文

WANG Jiawei,FENG Guanglang,YANG Haigang. A new IME algorithm and architecture based on AVS HD encoder[J]. Thz, 2017, 15(4): 663-669

王佳薇,冯光朗,杨海钢. 基于AVS高清编码器IME算法设计和实现[J]. 太赫兹科学与电子信息学报, 2017, 15(4): 663-669

您的浏览器不支持PDF插件,请使用最新的(Chrome/Fire Fox等)浏览器.或者您还可以点击此处下载该论文PDF