光通信研究, 2019 (2): 11, 网络出版: 2019-05-04  

基于高速串行收发器的单芯片光网络单元设计

Design of Single-Chip Optical Network Unit based on High Speed Serial Transceiver
作者单位
苏州大学 电子信息学院, 江苏 苏州 215006
摘要
针对工业应用无源光网络开发周期长, 灵活性差的缺陷, 提出利用现场可编程门阵列内部集成的高速串行收发器代替外接物理层芯片的设计方案。改进分层设计模型和数据帧结构, 突发同步字符长度可根据光线路终端收发器突发同步性能在线重配置。板级验证结果表明, 系统能够在3.125 Gbit/s速率下完成数据帧接收和突发模式发送, 具有兼容性高、复杂度低等诸多优势。
Abstract
To solve the issues of the long development cycle and poor flexibility of industrial Passive Optical Metwork (PON), we proposed a scheme composed of Field Programmable Gate Array (FPGA) with integrated high-speed serial transceivers instead of external physical layer chip. The hierarchical design model and data frame structure are improved and the character length of burst synchronization can be reconfigured online according to the burst synchronization performance of the optical line terminal transceiver. The results of board level verification show that the system can complete the data frame reception and burst mode transmission at the rate of 3.125Gbit/s, with advantages of high compatibility and low complexity.

陈潇逸, 高明义, 叶阳, 邵卫东. 基于高速串行收发器的单芯片光网络单元设计[J]. 光通信研究, 2019, 45(2): 11. CHEN Xiao-yi, GAO Ming-yi, YE Yang, SHAO Wei-dong. Design of Single-Chip Optical Network Unit based on High Speed Serial Transceiver[J]. Study On Optical Communications, 2019, 45(2): 11.

关于本站 Cookie 的使用提示

中国光学期刊网使用基于 cookie 的技术来更好地为您提供各项服务,点击此处了解我们的隐私策略。 如您需继续使用本网站,请您授权我们使用本地 cookie 来保存部分信息。
全站搜索
您最值得信赖的光电行业旗舰网络服务平台!