Photonics Research, 2019, 7 (6): 06000659, Published Online: May. 29, 2019  

25 × 50 Gbps wavelength division multiplexing silicon photonics receiver chip based on a silicon nanowire-arrayed waveguide grating Download: 636次

Author Affiliations
1 State Key Laboratory on Integrated Optoelectronics, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China
2 Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing 100049, China
Abstract
A high-performance monolithic integrated wavelength division multiplexing silicon (Si) photonics receiver chip is fabricated on a silicon-on-insulator platform. The receiver chip has a 25-channel Si nanowire-arrayed waveguide grating, and each channel is integrated with a high-speed waveguide Ge-on-Si photodetector. The central wavelength, optical insertion loss, and cross talk of the array waveguide grating are 1550.6?nm, 5–8?dB, and ?12?15??dB, respectively. The photodetectors show low dark current density of 16.9??mA/cm2 at ?1??V and a high responsivity of 0.82?A/W at 1550?nm. High bandwidths of 23 and 29?GHz are achieved at 0 and ?1??V, respectively. Each channel can operate at 50?Gbps with low input optical power even under zero bias, which realizes an aggregate data rate of 1.25?Tbps.

Zhi Liu, Jiashun Zhang, Xiuli Li, Liangliang Wang, Jianguang Li, Chunlai Xue, Junming An, Buwen Cheng. 25 × 50 Gbps wavelength division multiplexing silicon photonics receiver chip based on a silicon nanowire-arrayed waveguide grating[J]. Photonics Research, 2019, 7(6): 06000659.

引用该论文: TXT   |   EndNote

相关论文

加载中...

关于本站 Cookie 的使用提示

中国光学期刊网使用基于 cookie 的技术来更好地为您提供各项服务,点击此处了解我们的隐私策略。 如您需继续使用本网站,请您授权我们使用本地 cookie 来保存部分信息。
全站搜索
您最值得信赖的光电行业旗舰网络服务平台!