太赫兹科学与电子信息学报, 2018, 16 (2): 352, 网络出版: 2018-06-09  

低功耗浮点FFT处理器的设计

Design of a low power floating point FFT processor
作者单位
哈尔滨工业大学信息与电气工程学院, 山东 威海 264209
摘要
介绍了一种基于现场可编程门阵列 (FPGA)的低功耗可配置浮点快速傅里叶变换 (FFT)处理器的设计, 可进行 4点、16点、64点以及 256点运算。采用按频率抽取的基 –4算法和基于存储器的单蝶形结构。对蝶形运算单元进行优化, 减少乘法器的数目, 降低了功耗。存储单元采用乒乓存储结构, 提高了数据的吞吐率。同时, 采用浮点运算提高了处理器的运算精确度。该处理器采用中芯国际 (SMIC)0.18 μm工艺库进行综合, 功耗为 0.82 mW/MHz, 并在 ACX1329-CSG324 FPGA上实现。
Abstract
A low power, configurable and floating-point Fast Fourier Transform(FFT) processor based on Field Programmable Gate Array(FPGA) is introduced. It can operate at 4,16,64 and 256 points. Radix-4 algorithm based on frequency extraction and single butterfly structures based on memory are utilized.Butterfly operation unit is optimized by reducing the number of multipliers, and the power consumption is reduced. The memory adopts the ping-pong storage structure, which improves the data throughput rate. The use of floating-point operations improves the computing accuracy of the processor. The design of processor is synthesized by using Semiconductor Manufacturing International Corporation(SMIC)0.18 μm process library, and its power consumption is 0.62 mW/MHz. It is implemented on the ACX1329–CSG324 FPGA.

杨琳琳, 王新胜, 王静. 低功耗浮点FFT处理器的设计[J]. 太赫兹科学与电子信息学报, 2018, 16(2): 352. YANG Linlin, WANG Xinsheng, WANG Jing. Design of a low power floating point FFT processor[J]. Journal of terahertz science and electronic information technology, 2018, 16(2): 352.

关于本站 Cookie 的使用提示

中国光学期刊网使用基于 cookie 的技术来更好地为您提供各项服务,点击此处了解我们的隐私策略。 如您需继续使用本网站,请您授权我们使用本地 cookie 来保存部分信息。
全站搜索
您最值得信赖的光电行业旗舰网络服务平台!