[1] 俞红娟.组合电路测试生成算法研究［D］.哈尔滨: 哈尔滨理工大学, 2006: 7-16.

[2] 王建业, 阚保强, 吴法文.边界扫描技术在PCB可测性设板的测试性设计［J］.空军工程大学学报: 自然科学版, 2003, 4(5): 60-63.

[3] PARKER K P.Observation on the 1149.x family of stan-dards［C］//International Test Conference, 1994: 71-73.

[4] IEEE Standards Board.IEEE Standard 1149.1.-1990［S］.New York USA 1990.

[5] 于德伟.基于边界扫描的数字系统可测性设计研究［D］.哈尔滨: 哈尔滨工业大学, 2006.

[6] 齐丽彬.电子功能模件边界扫描测试技术研究［D］.哈尔滨: 哈尔滨理工大学, 2008.

[7] 潘小龙.基于边界扫描技术的测试系统的研究与应用［D］.南京: 南京航空航天大学, 2008.

[8] IEEE STD 1149.5.IEEE standard for Module Test and Maintenance Bus(MTM-Bus)protocol［S］.IEEE Compu-ter Society, 1995, 8.

[9] IEEE STD 1149.4.IEEE Standard for a Mixed-Signal Test Bus［S］.IEEE Computer Society, 1999, 6.

[10] IEEE STD 1149.6.IEEE standard for boundary-scan testing of advanced digital networks［S］.IEEE Computer Society, 2003, 7.

[11] IEEE STD 1149.7.IEEE standard for reduced-pin and enhanced-functionality test access port and boundary-scan architecture［S］.IEEE Computer Society, 2010, 2.

[12] 陈星, 黄考利, 连光耀, 等.从1149.1标准到1149.7标准分析边界扫描技术的发展［J］.计算机测量与控制, 2009, 17(8): 1460-1462.

[13] SUPARJO B LEY A CRON A et al.Analog Boundary-Scan Description Language (ABSDL) for mixed-signal board test［C］//IEEE International Test Conference 2006:1-8.

[14] PARKER K JACOBSON N G.Boundary-scan testing of power/ground pins［C］//IEEE International Test Conference 2008: 1-7.

[15] KAUTZ W K.Testing of faults in wiring interconnects［J］.IEEE Trans on Computers 1974 23(4):358-363.

[16] GOEL P MCMAHON M T.Electronic chip-in-place test［C］//Proc.Intl.Test Conf 1982:126-137.

[17] WAGNER P T.Interconnect testing with boundary scan［C］//Proc.Intl.Test Conf 1987:52-57.

[18] CHENG W T LEWANDOWSKI J L WU E.Optimal diagnostic methods for wiring Interconnects［J］.Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on 1992, 11(9):1161-1166.

[19] CHAKRABORTY T J.CHIANG C H TREUREN B G V.A practical approach to comprehensive system test & debug using boundary scan based test architecture［C］//IEEE International Test Conference 2007:1-7.

[20] KUMAR P SHARMA R K SHARMA D K et al.A novel method for diagnosis of board level interconnect faults using boundary scan［C］//Intl Conf.on Computer & Communication Technology 2010:270-275.

[21] 牛春平, 陈圣俭, 任哲平.同时具备W-O和W-A对角独立性的多故障测试生成算法［J］.微电子学与计算机, 2005, 22(1): 54-57.

[22] 徐丹, 杨新环, 晏新晃.边界扫描测试优化算法［J］.计算机工程, 2009, 35(20): 255-257.

[23] 高群凯.边界扫描全自动化的应用研究［D］.重庆: 重庆大学, 2009.

[24] 李洋.基于边界扫描技术的电路板测试研究［D］.北京: 清华大学, 2008.

[25] 刘静.边界扫描测试算法和BIST技术的研究与实现［D］.南京: 南京航空航天大学, 2010.

[26] COLLINS P REIS I SIMONEN M et al.A transparent solution for providing remote wired or wireless communication to board and system level boundary-scan architectures［C］//IEEE International Test Conference 2005:1-8.

[27] NORRGARD D PARKER K P.Augmenting boundary-scan tests for enhanced defect coverage［C］//IEEE International Test Conference 2008:1-8.

[28] DUBBERKE D GREALISH J J DICK B V.Solving in-circuit defect coverage holes with a novel boundary scan application［C］//IEEE International Test Conference 2008:1-9.

[29] 徐建洁.边界扫描测试系统设计与实现［D］.长沙: 国防科学技术大学, 2005.

[30] 张书静.边界扫描技术研究［D］.成都: 电子科技大学, 2005.

[31] 彭立章.边界扫描板级测试技术的研究及SOPC实现［D］.哈尔滨: 哈尔滨工业大学, 2007.

[32] 潘小龙.基于边界扫描技术的测试系统的研究与应用［D］.南京: 南京航空航天大学, 2008.

[33] 何庆佳.雷达电路板故障诊断系统的边界扫描模块的软件设计与实现［D］.成都: 电子科技大学, 2011.

[34] 于德伟.基于边界扫描的数字系统可测性设计研究［D］.哈尔滨: 哈尔滨工业大学, 2006.

[35] WHETSEL L.An IEEE1149.1 based test access architecture for ICs with embedded cords［C］//Proceedings of IEEE International Test Conference 1997:69-78.

[36] 温熙森, 邱静, 刘冠军.装备可测性设计与评估技术综述［J］.国防科技, 2009, 30(1): 1-5.