基于误码统计的边沿触发器建立时间测量方法
侯凤妹, 李长安, 赵刚. 基于误码统计的边沿触发器建立时间测量方法[J]. 半导体光电, 2018, 39(5): 640.
HOU Fengmei, LI Changan, ZHAO Gang. Measurement Method for Setup Time of Edge Triggered Flip Flops Based on Bit Error Statistics[J]. Semiconductor Optoelectronics, 2018, 39(5): 640.
[1] orstmann J U, Eichel H W, Coates R L. Metastability behavior of CMOS ASIC flipflops in theory and test[J]. IEEE J. of SolidState Circuits, 1989, 24(1): 146157.
[2] Kleeman L, Cantoni A. Metastable behavior in digital systems[J]. Design & Test of Computers, 1987, 4(6): 419.
[3] 李 立, 龙泳涛, 曾钢燕, 等. 可编程逻辑器件设计中的亚稳态问题及解决方案[J]. 湘潭大学自然科学学报, 2009, 31(1): 125129.
Li Li, Long Yongtao, Zeng Gangyan, et al. The metastability and solutions method in CPLD design[J]. Natural Science J. of Xiangtan University, 2009, 31(1): 125129.
[4] 黄隶凡, 郑学仁. FPGA设计中的亚稳态研究[J]. 微电子学, 2011, 41(2): 265268.
Huang Lifan, Zheng Xueren. Study on metastability in FPGA design[J]. Microelectronics, 2011, 41(2): 265268.
[5] Kleeman L,Cantoni A. Metastable behavior in digital systems[J]. Design & Test of Computers, 1987, 4(6): 419.
[6] Rosenberger F, Chaney T J. Flipflop resolving time test circuit[J]. J. SolidState Circuits, 1982, 17(4): 731738.
[7] Kinniment D, Heron K, Russell G. Measuring deep metastability[C]// IEEE Inter. Symp. Asynchronous Circuits and Systems, 2006: 2.
[8] Fairchild Semiconductor. 74LS74 Datasheet\[DB/OL]. www.fairchildsemi.com
侯凤妹, 李长安, 赵刚. 基于误码统计的边沿触发器建立时间测量方法[J]. 半导体光电, 2018, 39(5): 640. HOU Fengmei, LI Changan, ZHAO Gang. Measurement Method for Setup Time of Edge Triggered Flip Flops Based on Bit Error Statistics[J]. Semiconductor Optoelectronics, 2018, 39(5): 640.
PDF全文
