基于误码统计的边沿触发器建立时间测量方法

建立时间是边沿触发器的一个重要技术参数, 在设计跨时钟域电路和高速数字电路时起着关键性的作用。介绍了一种对集成边沿触发器或自制边沿触发器的建立时间进行物理测量的方法, 利用同一脉冲分别作用于触发器的时钟端和输入端, 通过延时器对两个端口的脉冲进行时延扫描调节, 就可测得该触发器的误码统计分布曲线, 从而获得较为精确的建立时间参数。对集成边沿触发器74LS74芯片进行了实测, 测试精度可达1ps。

Abstract

Setup time is an important technical parameter of edge flipflop, which plays a key role in the design of crossclock domain circuits and highspeed digital circuits. In this paper, a physical measurement method was introduced for the setup time of the integrated edge flipflop or the selfmade edge flipflop. By using the same pulse to act on the clock end and the input end of the flipflop respectively, and using the delayer to scan and adjust the pulse time delay of the two ports, the statistical error distribution curve of the flipflop was obtained, thus more accurate parameters of setup time were obtained. Measurement was performed on the integrated edge flipflop 74LS74 chip, and the accuracy of 1ps was realized.

参考文献

[1] orstmann J U, Eichel H W, Coates R L. Metastability behavior of CMOS ASIC flipflops in theory and test[J]. IEEE J. of SolidState Circuits, 1989, 24(1): 146157.

[2] Kleeman L, Cantoni A. Metastable behavior in digital systems[J]. Design & Test of Computers, 1987, 4(6): 419.

[3] 李立, 龙泳涛, 曾钢燕, 等. 可编程逻辑器件设计中的亚稳态问题及解决方案[J]. 湘潭大学自然科学学报, 2009, 31(1): 125129.

Li Li, Long Yongtao, Zeng Gangyan, et al. The metastability and solutions method in CPLD design[J]. Natural Science J. of Xiangtan University, 2009, 31(1): 125129.

[4] 黄隶凡, 郑学仁. FPGA设计中的亚稳态研究[J]. 微电子学, 2011, 41(2): 265268.

Huang Lifan, Zheng Xueren. Study on metastability in FPGA design[J]. Microelectronics, 2011, 41(2): 265268.

[5] Kleeman L,Cantoni A. Metastable behavior in digital systems[J]. Design & Test of Computers, 1987, 4(6): 419.

[6] Rosenberger F, Chaney T J. Flipflop resolving time test circuit[J]. J. SolidState Circuits, 1982, 17(4): 731738.

[7] Kinniment D, Heron K, Russell G. Measuring deep metastability[C]// IEEE Inter. Symp. Asynchronous Circuits and Systems, 2006: 2.

[8] Fairchild Semiconductor. 74LS74 Datasheet\[DB/OL]. www.fairchildsemi.com

侯凤妹, 李长安, 赵刚. 基于误码统计的边沿触发器建立时间测量方法[J]. 半导体光电, 2018, 39(5): 640. HOU Fengmei, LI Changan, ZHAO Gang. Measurement Method for Setup Time of Edge Triggered Flip Flops Based on Bit Error Statistics[J]. Semiconductor Optoelectronics, 2018, 39(5): 640.

基于误码统计的边沿触发器建立时间测量方法

关于本站 Cookie 的使用提示

全站搜索

基于误码统计的边沿触发器建立时间测量方法

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索