一种用于CMOS图像传感器的锁相环设计
[1] 高鹏.CMOS图像传感器控制电路设计及曝光控制研究[D].天津: 天津大学, 2007.
[2] 孙振国,何乐年, 温显光, 等. 一种新型的用于高速串行接口电路的单片锁相环设计[J]. 电路与系统学报, 2006,11(2): 42-45.
[3] Sogo K, Toya A, Kikkawa T. A Ring-VCO-Based Sub-Sampling PLL CMOS Circuit with -119dBc/Hz Phase Noise and 0.73ps Jitter[C]// IEEE Proc. the ESSCIRC (ESSCIRC), 2012:253-256.
[4] Singh G S, Singh D, Moorthi S. Low power low jitter phase locked loop for high speed clock generation[C]// 2012 Asia Pacific Conf. Postgraduate Research in Microelectronics and Electronics, 2012:192-196.
[5] 乔建社,周旭东. CCD相机的锁相设计[J]. 半导体光电,2006,27(4):475-477.
[6] Best R E.锁相环设计、仿真与应用[M]. 李永明, 王海永, 肖珺, 等译. 第5版. 北京:清华大学出版社, 2007.
[7] Liao Tewen,Su Junren, Hung Chungchih. Ring-VCO based low noise and low spur frequency synthesizer[J]. IEEE J. Soild State Circuits, 2013(40):1861-1864.
[8] Zheng Sijie,He Lili. The mixed-signal design of PLL with CMOS technology[C]// IEEE Inter. Conf. on Solid-State and Integrated Circuit Technol., 2007:359-362.
阳怡伟, 张靖, 吴治军, 刘昌举, 熊平. 一种用于CMOS图像传感器的锁相环设计[J]. 半导体光电, 2015, 36(2): 322. YANG Yiwei, ZHANG Jing, WU Zhijun, LIU Changju, XIONG Ping. A Design of Phase-Locked Loop for CMOS Image Sensor[J]. Semiconductor Optoelectronics, 2015, 36(2): 322.