FIR基于 FPGA的高并行度 DA结构
林跃杉, 林郁, 尹韬, 黄志洪, 杨海钢. FIR基于 FPGA的高并行度 DA结构[J]. 太赫兹科学与电子信息学报, 2018, 16(1): 170.
LIN Yueshan, LIN Yu, YIN Tao, HUANG Zhihong, YANG Haigang. FPGA based high parallelism DA architecture for FIR[J]. Journal of terahertz science and electronic information technology, 2018, 16(1): 170.
[1] 程佩青.数字信号处理教程[M]. 4版.北京:清华大学出版社, 2013:1-2. (CHENG Peiqing. Digital signal processing[M]. 4th ed. Beijing:Tsinghua University Press, 2013:1-2.)
[2] 杨海钢,孙嘉斌,王慰. FPGA器件设计发展综述[J].电子与信息学报, 2010,32(3):714-727. (YANG Haigang,SUN Jiabin,WANG Wei. An overview of FPGA device design technologies[J]. Journal of Electronics & Information Technology, 2010,32(3):714-727.)
[3] WHITE S A. Applications of distributed arithmetic to digital signal processing: a tutorial review[J]. IEEE ASSP Magazine, 1989,6(3):4-19.
[4] ZHOU Yajun,SHI Pingzheng. Distributed arithmetic for FIR filter implementation on FPGA[C]// 2011 International Conference on Multimedia Technology (ICMT). Hangzhou,China:IEEE, 2011:294-297.
[5] HUANG W,KRISHNAN V,ALLRED D,et al. Design analysis of a distributed arithmetic adaptive FIR filter on an FPGA[C]// 37th Asilomar Conference on Signals, Systems and Computers. Pacific Grove,CA,USA:IEEE, 2003:926-930.
[6] WANG W,SWAMY M N S,AHMAD M O. Low power FIR filter FPGA implementation based on distributed arithmetic and residue number system[C]// Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. Dayton,OH, USA:IEEE, 2001:102-105.
[7] SALIM T,DEVLIN J,WHITTINGTON J. FPGA implementation of digital upconversion using distributed arithmetic FIR filters[C]// IEEE International Conference on Field-Programmable Technology. Brisbane,NSW,Australia:IEEE, 2004:335-338.
[8] LONGA P,MIRI A. Area-efficient FIR filter design on FPGAs using distributed arithmetic[C]// IEEE International Symposium on Signal Processing and Information Technology. Vancouver,BC,Canada:IEEE, 2006:248-252.
[9] JENG S S,LIN H C,CHANG S M. FPGA implementation of FIR filter using M-bit parallel distributed arithmetic[C]// IEEE International Symposium on Circuits and Systems. Island of Kos,Greece:IEEE, 2006:875-878.
[10] KUMM Martin,MOLLER Konrad,ZIPF Peter. Partial LUT size analysis in distributed arithmetic FIR filters on FPGAs[C]// IEEE International Symposium on Circuits and Systems. Beijing,China:IEEE, 2013:2054–2057.
[11] KUMM Martin,MOLLER Konrad,ZIPF Peter. Reconfigurable FIR filter using distributed arithmetic on FPGAs[C]// IEEE International Symposium on Circuits and Systems. Beijing,China:IEEE, 2013:2058-2061.
[12] SUDHAKAR V,MURTHY N S,ANJANEYULU L. Fully parallel and fully serial architecture for realization of high speed FIR filters with FPGA's[C]// 2012 International Conference on Devices, Circuits and Systems(ICDCS). Coimbatore,India: IEEE, 2012.
林跃杉, 林郁, 尹韬, 黄志洪, 杨海钢. FIR基于 FPGA的高并行度 DA结构[J]. 太赫兹科学与电子信息学报, 2018, 16(1): 170. LIN Yueshan, LIN Yu, YIN Tao, HUANG Zhihong, YANG Haigang. FPGA based high parallelism DA architecture for FIR[J]. Journal of terahertz science and electronic information technology, 2018, 16(1): 170.
PDF全文
